NI Home
Cart Cart | Help
Company Events Academic NI Developer Zone Support Solutions Products & Services Contact NI MyNI

Currently Being Moderated

Single Cycle Timed Loop Clock Deriver

VERSION 4

Created on: Oct 5, 2007 9:51 PM by GerardoG - Last Modified:  Dec 7, 2009 1:54 PM by Deirdre

 

This piece of IP is useful for making "derived" clocks inside a single-cycle timed loop. See the FPGA Sawtooth Wave IP for an application example.

      

 

 

 

Downloads:
Tags: fpga
Average User Rating
(0 ratings)




There are no comments on this document

More Like This

  • Retrieving data ...

More by GerardoG