NI Home
Cart Cart | Help
Company Events Academic NI Developer Zone Support Solutions Products & Services Contact NI MyNI

Up to Documents in NI Developer Zone Community
Currently Being Moderated

Single Cycle Timed Loop Clock Deriver

VERSION 4

Created on: Oct 5, 2007 9:51 PM by GerardoG - Last Modified:  Oct 5, 2007 9:52 PM by GerardoG

REQUIREMENTS:
Application Software: LabVIEW FPGA Module 8.5
Driver Software: NI-RIO 2.1
Hardware Family: HMI and Industrial PC
Add-on Software: IMAQ Vision for LabVIEW 8.6
Product Category: 1394 to GPIB
Development Topic: Control
Industry: Education
Application Type: Angular Velocity
Technology: ActiveX

 

This piece of IP is useful for making "derived" clocks inside a single-cycle timed loop. See the FPGA Sawtooth Wave IP for an application example.

     

 

 

 

Downloads:
Tags:
Average User Rating
(0 ratings)
Comments (0)

There are no comments on this document

More Like This

  • Retrieving data ...

More by GerardoG

View GerardoG's profile

Legal

This content (includes attachments) has been made available by community members, whom are solely responsible for such content. National Instruments does not support this content, and does not guarantee its quality in any way. NATIONAL INSTRUMENTS MAKES NO WARRANTIES, EXPRESS, STATUTORY OR IMPLIED, WITH RESPECT TO THIS CONTENT, INCLUDING WITHOUT LIMITATION ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, NON-INFRINGEMENT OF INTELLECTUAL PROPERTY, OR ANY OTHER WARRANTIES THAT MAY ARISE FROM USAGE OF TRADE OR COURSE OF DEALING. For details regarding support of such content, please contact the author. For further legal information, please visit http://ni.com/legal/termsofuse/unitedstates/us/.