From Friday, April 19th (11:00 PM CDT) through Saturday, April 20th (2:00 PM CDT), 2024, ni.com will undergo system upgrades that may result in temporary service interruption.
We appreciate your patience as we improve our online experience.
The LabVIEW FPGA Xilinx IP download provides cycle-accurate simulation within the LabVIEW execution environment for some Xilinx CORE Generator® IP.
Requirements
LabVIEW 2010.
LabVIEW 2010 FPGA Module.
Xilinx ISE 11.5, available on the LabVIEW 2010 Platform DVD as Compilation Tools for FPGA Devices other than Virtex-II.
An FPGA target that supports these compilation tools. Additionally, not all FPGA targets support all of the Xilinx IP. Check the datasheet of an IP to determine the device families that IP supports.
Installation and Getting Started
Download and unzip the attached Xilinx IP.zip.
Close LabVIEW.
Run setup.exe.
Launch LabVIEW and open an FPGA VI.
Right-click the block diagram to access the Functions palette and navigate to Programming»Xilinx Coregen IP.
Select the IP you want and place it inside a single-cycle Timed Loop. LabVIEW adds a Xilinx IP node to the block diagram.