NI Home
Cart Cart | Help
Company Events Academic NI Developer Zone Support Solutions Products & Services Contact NI MyNI

Currently Being Moderated

Eight Bit Register CLIP Node

VERSION 2

Created on: Apr 24, 2009 2:37 PM by CaptainKirby - Last Modified:  Apr 24, 2009 3:51 PM by CaptainKirby

Functional Description

This is a simple set of VHDL files that can be used to demonstrate CLIP declaration and instantiation. A 1 bit D Latch and a 1 bit and gate are combined together into a simple 8 bit register. Each of the VHDL files includes a corresponding XML description file necessary for CLIP declaration. You can create a CLIP node of the latch or gate, or combine all of the VHDL files together to create the 8 bit register.

 

RegisterVHDL.png

RegisterNode.png

 

Caveats and Additional Notes

The gate and latch are purely combinational logic and do not require any clock. The register requires a clock input to synchronize the register.

 

Downloads:
Average User Rating
(0 ratings)




There are no comments on this document

More Like This

  • Retrieving data ...