Hello, I would like to generate an analog signal to output through fpga (7852R). The signal is like a ramp signal but it stays in each step for certain period of time (fraction of total cycle). The code step.vi works for me but the fpga target cannot use the ramp pattern vi. So how can I generate same signal without it? I have attached the code with for loop but it is not generating what i want. Please help!
