Colour coding for Estimated and Final timings

[Intaris]

Better visual indication of estimated and final timings in compilation report.

Would it be possible to add some visual clues as to whether a given clock in an FPGA design has been met or not? Maybe a background colour, green for good and red for bad?

Sometimes it's really hard working out which clocks have met timing and which not.